

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

1. (Previously Presented) A method for control of key pair usage in a computer system, the method comprising:

(a) creating key pair material for utilization with an embedded security chip of the computer system, the key pair material including tag data, the tag data indicating whether the key pair material is bound to the embedded security chip without indicating an identity of the embedded security chip or the computer system; and

(b) determining whether the key pair material is bound to the embedded security chip based on the tag data.

2. (Original) The method of claim 1 wherein the tag data further comprises a bit to indicate whether binding is required for the key pair material.

3. (Original) The method of claim 1 wherein creating key pair material further comprises creating key pair material of different levels.

4. (Original) The method of claim 3 wherein the different levels further comprise four levels.

5. (Currently Amended) The method of claim 4 wherein the four levels further comprise a hardware key pair level, a platform key pair level, an encrypti[[on]]ing key pair level, and an ~~an encryption key pair level~~ a user key pair level.

6. (Original) The method of claim 5 wherein including tag data further comprises including a tag for indicating binding is required for the platform key pair level.

7. (Previously Presented) A computer system with control over key pair usage, the computer system comprising:

a main processor for controlling the computer system; and

a security processor coupled to the main processor for embedded security in the computer system, the security processor for storing tag data with key pair material, the tag data indicating whether the key pair material is bound to the embedded security chip without indicating an identity of the embedded security chip or the computer system, the security processor also determining binding of the key pair material to the security processor based on the tag data.

8. (Original) The system of claim 7 further comprising means for security setup to provide an interface on the computer system for administration of the security processor, including providing the tag data.

9. (Original) The system of claim 8 wherein the tag data comprises a bit to indicate whether binding is required for the key pair material.

10. (Original) The system of claim 7 wherein the security processor includes memory for storing the key pair material.

11. (Original) The system of claim 7 wherein the security processor manages the key pair material in a hierarchical structure.

12. (Original) The system of claim 11 wherein the hierarchical structure further comprises a four level structure.

13. (Currently Amended) The system of claim 12 wherein the four level structure further comprise a hardware key pair level, a platform key pair level, an encrypti[[on]]ing key pair level, and ~~an encryption key pair level~~ a user key pair level.

14. (Original) The system of claim 13 wherein the key pair material further comprises a tag to indicate binding is required for the platform key pair level.

15. (Original) The system of claim 14 wherein the key pair material further comprises a tag to indicate binding is not required for the user key pair level.

16. (Previously Presented) A method for controlling usage of key pairs in a hierarchical structure of key pairs in an embedded security chip, the method comprising:

storing tag data with key pair data for each level of the hierarchical structure, the tag data indicating whether the key pair material is bound to the embedded security chip without indicating an identity of the embedded security chip or the computer system; and

determining whether the key pair data is bound to the embedded security chip based on the tag data.

17. (Original) The method of claim 16 wherein storing tag data further comprises storing a set tag bit to indicate that binding is required and storing a reset tag bit to indicate that no binding is required.

18. (Original) The method of claim 17 further comprising utilizing the reset tag bit with a user key pair level in the hierarchical structure to allow user key pairs to be verified securely on more than one computer system.

19. (Original) The method of claim 18 further comprising utilizing the set tag bit with a platform key pair level in the hierarchical structure to allow a platform key pair to be verified only on a computer system where binding with the embedded security chip is established.

20. (Previously Presented) The method of claim 3 wherein creating key pair material further comprises creating key pair material of the different levels such that key pair material for a portion of each of at least two of the different levels are not bound.

21. (Previously Presented) The system of claim 11 wherein the hierarchical structure is organized such that key pair material for portion of each of at least two levels of the hierarchical structure are not bound.

22. (Previously Presented) The system of claim 16 wherein the hierarchical structure is organized such that key pair material for portion of each of at least two levels of the hierarchical structure are not bound.